Back to Results
First PageMeta Content
Computer engineering / Instruction set / Microarchitecture / CPU cache / Program counter / MIPS architecture / Central processing unit / Computer hardware / Computer architecture


Microsoft PowerPoint - HC18.720.S7T2.A Novel Processor Architecture for High-Performance Stream Processing.ppt
Add to Reading List

Document Date: 2013-07-27 23:56:09

Open Document

File Size: 760,24 KB

Share Result on Facebook

Company

IBM Zurich Research Laboratory / IBM Corporation / Zurich Research Laboratory / /

IndustryTerm

programmable state machine technology / conventional processors / instruction / parallel processing / search algorithm / real-time evaluation / search engines / /

Product

Zurich Research Laboratory High-Level Concept / R1 / Zurich Research Laboratory Programmable State Machine / /

ProgrammingLanguage

XML / /

Technology

encryption / 4 Hot Chips / 7 Hot Chips / 9 Hot Chips / HW engine Hot Chips / 5 Hot Chips / 3 Hot Chips / 8 Hot Chips / van Lunteren Hot Chips / BaRT search algorithm / Summary 2 Hot Chips / programmable state machine technology / parallel processing / High-Level Concept Conventional processor / 6 Hot Chips / /

URL

www.zurich.ibm.com / /

SocialTag