| Document Date: 2015-07-10 18:48:11 Open Document File Size: 608,64 KBShare Result on Facebook
/ Facility A port / Primitive port / / IndustryTerm hardware operator / / Organization John Wawrzynek EECS Department / ASIC / UC Berkeley / / Person John Wawrzynek / Krste Asanovi / / ProgrammingLanguage C++ / Verilog / Scala / / Technology functional programming / FPGA / object-oriented programming / Finite State Machine / VHDL / ASIC / Mems / SRAM / simulation / Verilog / /
SocialTag |