Date: 2012-03-19 13:53:37

Microprocessors

Computer architecture

Multi-core processor

Thread

Heisenbug

Central processing unit

Random-access memory

Computing

Computer programming

Parallel computing

Towards Predictable, Heisenbug-Free Parallel Software Environments Bryan Ford Amittai Aviram, Yu Zhang, Shu-Chun Weng, Sen Hu

Document is deleted from original location.
Use the Download Button below to download from the Web Archive.

File Size: 321,96 KB