<--- Back to Details
First PageDocument Content
Semiconductor device fabrication / Integrated circuits / Packaging / Microtechnology / Electronics manufacturing / Three-dimensional integrated circuit / Through-silicon via / Microelectromechanical systems / Wafer-level packaging / Wafer / Chip-scale package / System in package
Date: 2016-08-19 15:01:56
Semiconductor device fabrication
Integrated circuits
Packaging
Microtechnology
Electronics manufacturing
Three-dimensional integrated circuit
Through-silicon via
Microelectromechanical systems
Wafer-level packaging
Wafer
Chip-scale package
System in package

F R A U N H O F E R I N S T I T U T E F o R R e l ia b i l it y an d M i C roin T e g ration I Z M DEPARTMENT OF High Density Interconnect & Wafer Level Packaging

Add to Reading List

Source URL: www.izm.fraunhofer.de

Download Document from Source Website

File Size: 751,84 KB

Share Document on Facebook

Similar Documents

コーポレートレポート2011英語版

コーポレートレポート2011英語版

DocID: 1qxN1 - View Document

F R A U N H O F E R I N S T I T U T E F o R R e l ia b i l it y an d M i C roin T e g ration I Z M  DEPARTMENT OF High Density Interconnect & Wafer Level Packaging

F R A U N H O F E R I N S T I T U T E F o R R e l ia b i l it y an d M i C roin T e g ration I Z M DEPARTMENT OF High Density Interconnect & Wafer Level Packaging

DocID: 1pwEJ - View Document

Copy of Session Schedule Combined Master.xlsx

Copy of Session Schedule Combined Master.xlsx

DocID: 1p4tq - View Document

Announcement and Call for Abstracts Topical Workshop on Flip Chip, Wafer Level Packaging & Fan-Out This workshop is being held as a part of the Device Packaging Conference

Announcement and Call for Abstracts Topical Workshop on Flip Chip, Wafer Level Packaging & Fan-Out This workshop is being held as a part of the Device Packaging Conference

DocID: 1l4n4 - View Document

Hermetic Wafer-Level Packaging development for RF MEMS switch C. Ferrandon1*, F. Greco1, E. Lagoutte1, P. Descours1, G. Enyedy1, M. Pellat1, C. Gillot1, P. Rey1, D. Mercier1, M. Cueff1, X. Baillin1, F. Perruchot1, N. Sil

Hermetic Wafer-Level Packaging development for RF MEMS switch C. Ferrandon1*, F. Greco1, E. Lagoutte1, P. Descours1, G. Enyedy1, M. Pellat1, C. Gillot1, P. Rey1, D. Mercier1, M. Cueff1, X. Baillin1, F. Perruchot1, N. Sil

DocID: 1g8Us - View Document