Back to Results
First PageMeta Content



An Optimized S-Box Circuit Architecture for Low Power AES Design IBM Japan Ltd. Tokyo Research Laboratory
Add to Reading List

Document Date: 2008-01-10 16:45:47


Open Document

File Size: 352,68 KB

Share Result on Facebook