placement tool / power estimation tools / energy-consumption gap / post-manufacturing tests / image processing / v5.0SP1 software / synthesis tool / prefabricated media / manufacturing / clock networks / implementation media / metal fill / /
Organization
FPGA / ASIC / Department of Electrical and Computer Engineering / University of Toronto / Toronto / Natural Sciences and Engineering Research Council of Canada / /
Person
Ian Kuon / Jonathan Rose / A. DeHon / /
Position
Editor / system architect / designer / /
Product
II v5.0SP1 software / LogicLock / II v5.0SP1 / /
ProgrammingLanguage
Verilog / C / /
PublishedMedium
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS / /