<--- Back to Details
First PageDocument Content
Materials science / IOSO / Shape optimization / Robust optimization / Genetic algorithm / Turbine / Design closure / Creep / Stress analysis / Mathematical optimization / Numerical analysis / Mathematical analysis
Date: 2003-05-08 02:42:01
Materials science
IOSO
Shape optimization
Robust optimization
Genetic algorithm
Turbine
Design closure
Creep
Stress analysis
Mathematical optimization
Numerical analysis
Mathematical analysis

Add to Reading List

Source URL: www.iosotech.com

Download Document from Source Website

File Size: 589,62 KB

Share Document on Facebook

Similar Documents

Software engineering / Computing / Computer programming / Object-oriented programming languages / Concurrent programming languages / Software design patterns / Functional languages / Scripting languages / Clojure / Xtend / E / Closure

The GPars Quick Reference The Whole GPars Team <> Version 1.2.1, Table of Contents Actor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

DocID: 1rsBb - View Document

Electronic engineering / Electronic design automation / Electronics / Electronic design / Integrated circuits / Automatic test pattern generation / Fault coverage / SystemVerilog / Timing closure / Design for testing

Datasheet SpyGlass DFT ADV RTL Testability Analysis and Improvement Overview

DocID: 1qIXV - View Document

Labour relations / Regression discontinuity design / National Labor Relations Board / Trade union / Collective bargaining / NLRB election procedures

The Impact of Unionization on Establishment Closure: A Regression Discontinuity Analysis of Representation Elections* John DiNardo David S. Lee

DocID: 1p3cV - View Document

Subroutines / Closure / Scope / R / Parameter / Lazy evaluation / Monad / Fold / Futures and promises / Functional programming / Multiple dispatch / Variable

Evaluating the Design of the R Language Objects and Functions For Data Analysis Flor´eal Morandat Brandon Hill

DocID: 1lBZ3 - View Document

Reconfigurable computing / Hardware description languages / Field-programmable gate array / Xilinx / Logic synthesis / VHDL / Application-specific integrated circuit / Timing closure / Electronic engineering / Electronics / Digital electronics

Vivado Design Suite Tool Flow FPGA 1 FPGA-VDF-ILT (v1.0) Course Specification

DocID: 1fTEk - View Document