<--- Back to Details
First PageDocument Content
Computing / Computer architecture / Concurrency control / Software / Transaction processing / Transactional memory / Microkernel / Software transactional memory / Transactional Synchronization Extensions / L4 microkernel family / Rock / Mach
Date: 2016-07-14 16:23:27
Computing
Computer architecture
Concurrency control
Software
Transaction processing
Transactional memory
Microkernel
Software transactional memory
Transactional Synchronization Extensions
L4 microkernel family
Rock
Mach

Transactional IPC in Fiasco.OC Can we get the multicore case verified for free? Till Smejkal, Adam Lackorzynski, Benjamin Engel and Marcus Völp Operating Systems Group Technische Universität Dresden, Germany

Add to Reading List

Source URL: www.mpi-sws.org

Download Document from Source Website

File Size: 1,35 MB

Share Document on Facebook

Similar Documents

Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance Computing R

Performance Evaluation of Intel Transactional Synchronization Extensions for High-Performance Computing R

DocID: 1tgKV - View Document

Safely Accessing Time Stamps in Transactions Stephan Diestelhorst  Advanced Micro Devices, Inc.  Martin Pohlack

Safely Accessing Time Stamps in Transactions Stephan Diestelhorst Advanced Micro Devices, Inc. Martin Pohlack

DocID: 1r1Cv - View Document

Transactional IPC in Fiasco.OC  Can we get the multicore case verified for free? Till Smejkal, Adam Lackorzynski, Benjamin Engel and Marcus Völp Operating Systems Group Technische Universität Dresden, Germany

Transactional IPC in Fiasco.OC Can we get the multicore case verified for free? Till Smejkal, Adam Lackorzynski, Benjamin Engel and Marcus Völp Operating Systems Group Technische Universität Dresden, Germany

DocID: 1q4ro - View Document

High Performance Hardware Transactional Memory does not Equal High Performance Transaction Systems Justin Levandoski (Microsoft) Darko Makreshanski (ETH Zurich) Ryan Stutsman (Utah)

High Performance Hardware Transactional Memory does not Equal High Performance Transaction Systems Justin Levandoski (Microsoft) Darko Makreshanski (ETH Zurich) Ryan Stutsman (Utah)

DocID: 1ppnX - View Document

Accelerating Irregular Computations with Hardware Transactional Memory and Active Messages Maciej Besta Torsten Hoefler

Accelerating Irregular Computations with Hardware Transactional Memory and Active Messages Maciej Besta Torsten Hoefler

DocID: 1kTZj - View Document