Back to Results
First PageMeta Content
Assembly languages / Instruction set / Addressing mode / Out-of-order execution / Instruction unit / Instruction register / Instruction pipeline / Classic RISC pipeline / X86 assembly language / Computer architecture / Instruction set architectures / Central processing unit


Document Date: 2006-10-27 10:47:00

Open Document

File Size: 1,16 MB

Share Result on Facebook

Company

FPU / Motorola / Address 0 17 18 19 20 SRO / Charles Melear Motorola Inc. / /

Currency

USD / /

Facility

pipeline Data / Instruction Multiply pipeline I IS / /

IndustryTerm

metal / multiuser systems / User-supplied software routines / silicon technology / rapid processing speed-but / Exception processing / individual processing element / Then software clears / exception handler software / written software takes advantage / instruction processing / high speed computing machine / multiprocessor systems / chip real estate / virtual memory systems / processor hardware / arbitration network / /

OperatingSystem

Unix / /

Organization

Harvard / /

Position

SR1 SR2 SR3 Supervisor / supervisor / guard / Register model of the 88100 integer unit / software writer / SFU6 precise* Reserved SFU7 precise* Reserved Supervisor / /

Product

Sangean SR3 Radio / /

ProgrammingLanguage

J / /

Technology

semiconductor / 0 1 2 PID PSR TPSR Processor identification Processor / silicon technology / Unix / RISC technology / cache memory / second processor / caching / virtual memory / operating system / 88100 processor / /

SocialTag