First Page | Meta Content | |
---|---|---|
![]() | Document Date: 2006-10-27 10:47:00Open Document File Size: 1,16 MBShare Result on FacebookCompanyFPU / Motorola / Address 0 17 18 19 20 SRO / Charles Melear Motorola Inc. / /CurrencyUSD / /Facilitypipeline Data / Instruction Multiply pipeline I IS / /IndustryTermmetal / multiuser systems / User-supplied software routines / silicon technology / rapid processing speed-but / Exception processing / individual processing element / Then software clears / exception handler software / written software takes advantage / instruction processing / high speed computing machine / multiprocessor systems / chip real estate / virtual memory systems / processor hardware / arbitration network / /OperatingSystemUnix / /OrganizationHarvard / /PositionSR1 SR2 SR3 Supervisor / supervisor / guard / Register model of the 88100 integer unit / software writer / SFU6 precise* Reserved SFU7 precise* Reserved Supervisor / /ProductSangean SR3 Radio / /ProgrammingLanguageJ / /Technologysemiconductor / 0 1 2 PID PSR TPSR Processor identification Processor / silicon technology / Unix / RISC technology / cache memory / second processor / caching / virtual memory / operating system / 88100 processor / /SocialTag |