Back to Results
First PageMeta Content
Central processing unit / Instruction set architectures / SPARC / Register window / Reduced instruction set computing / Instruction set / 64-bit / Berkeley RISC / Sun Microsystems / Computer architecture / Computer hardware / Computing


Document Date: 2011-04-28 15:58:22

Open Document

File Size: 882,34 KB

Share Result on Facebook

City

San Mateo / San Francisco / Cambridge / IEEE / Menlo Park / /

Company

Annual IEEE Comp / SPARC International Inc. / UNIX System Laboratories Inc. / Morgan Kaufman Publishers Inc / Sun Technology / AT&T / IEEE Computer Society Press / Sun Microsystems / M.I.T. Press / McGraw-Hill Inc. / /

Country

United States / /

Facility

R. B. Garner / University of California at Berkeley / M. Hall / /

IndustryTerm

higher-performance memory systems / particular systems / exception trap hardware / Software conforming / supervisor software / register window management / identical supervisor software / /

OperatingSystem

UNIX / UNIX System / SunOS / Microsoft Windows / UNIX System V / /

Organization

University of California / FAR / V ABI / M.I.T / U.S. government / UC Berkeley / National Aeronautics and Space Administration / Univ. of California / ISV / /

Person

Strong Consistency (Strong Ordering) / /

Position

supervisor / representative / Programmer / /

Product

Application Binary Interface / /

ProgrammingLanguage

C++ / /

ProvinceOrState

California / New York / Massachusetts / /

PublishedMedium

Communications of the ACM / /

Technology

object-oriented programming / UNIX / operating system / /

SocialTag