First Page | Meta Content | |
---|---|---|
![]() | Document Date: 2010-06-07 09:46:31Open Document File Size: 4,19 MBShare Result on FacebookCountryUnited Kingdom / /CurrencyEUR / /FacilityLtd. Sir William Lyons Road University Of Warwick Science Park Coventry / Debug Access Port / Debug Port / /IndustryTermsoftware design / microcontroller applications / compiler tools / real time / real-time control / real-time operating systems / end applications / integrity applications / software piracy / /NaturalFeatureMichael Beach / /OrganizationLtd. Sir William Lyons Road University of Warwick Science Park Coventry / Harvard / Cyclic Redundancy Check Calculation Unit / /PersonMatt Saunders / Alison Wenlock Wolfgang Fuller / David Lamb / /PositionUSB Host/OTG controller / DMA flow controller / driver / Flexible Static Memory Controller / Nested Vector Interrupt Controller / Acknowledgements The author / internal bus arbiter / Credits Author / The STM32 ARMĀ®Based Microcontroller An Engineer / General / CAN Controller / Controller / USB Controller / Programmer / Illustrator / /ProgrammingLanguageANSI C / RC / C++ / /ProvinceOrStateSouth Dakota / /TechnologyEthernet / RAM / 11 Cortex Processor / ADC / FLASH memory / Cortex-M3 processor / ANSI C / Cortex M3 processor / JTAG / real-time clock / 18 Cortex Processor / SRAM / RTOS / operating systems / FLASH / Integrated Circuit / /URLwww.hitex.com / /SocialTag |