Back to Results
First PageMeta Content
Cloud computing / Single-chip Cloud Computer / Parallel computing / Intel / Nehalem / P5 / DDR3 SDRAM / Multi-core processor / CPU cache / Computer hardware / Computing / Microprocessors


SCC External Architecture Specification (EAS) Revision 1.1 Please read the SCC Documentation Disclaimer on the next page. Intel Labs solicits and appreciates feedback. If you have comments about this documentation, pleas
Add to Reading List

Document Date: 2015-04-07 19:41:27


Open Document

File Size: 1,07 MB

Share Result on Facebook

City

Tile / CRB / Two P54C / /

Company

Cloud Computer / Intel Labs / SCC Power / SCC External Architecture Specification (EAS) Intel Labs / 45 Intel Labs / Intel Corporation / /

/

IndustryTerm

parallel bus protocol / crossbar router / mesh network / /

OperatingSystem

Linux / /

Organization

Global Clock Unit / Interface Unit / Mesh Interface Unit / OR ITS / Global Clocking Unit / /

Position

cache controller / application programmer / associated controller / Revision History Date Revision Author / external system interface controller / General / DDR3 memory controller / memory controller / voltage regulator controller / Controller / /

RadioStation

Core / /

Technology

five-port crossbar router / shared memory / Flow Control / 23 6.1 Router / Linux / parallel bus protocol / research chip / JTAG / /

SocialTag