<--- Back to Details
| First Page | Document Content | |
|---|---|---|
 Date: 2005-11-29 11:58:17Analog signal Electronic design Video signal Digital VHDL-AMS Verilog-A Electronic engineering Electronics Hardware description languages |
Add to Reading List |
| First Page | Document Content | |
|---|---|---|
Date: 2005-11-29 11:58:17Analog signal Electronic design Video signal Digital VHDL-AMS Verilog-A Electronic engineering Electronics Hardware description languages |
Add to Reading List |
1. ASSIGNED PROJECT NUMBER[removed]TITLE OF DOCUMENT IEEE Standard for Extensions to Standard Test Interface Language (STIL) (IEEE Std[removed]for Analog and Mixed Signal Environments 7. WORKING GROUP INFORMATION:
