<--- Back to Details
First PageDocument Content
Programming language theory / Loop optimization / Vectorization / Inline expansion / Automatic parallelization / Loop interchange / Intrinsic function / SIMD / Loop fusion / Compiler optimizations / Computing / Software engineering
Date: 2014-11-13 13:40:28
Programming language theory
Loop optimization
Vectorization
Inline expansion
Automatic parallelization
Loop interchange
Intrinsic function
SIMD
Loop fusion
Compiler optimizations
Computing
Software engineering

Keyboard with Optimization Button.

Add to Reading List

Source URL: goparallel.sourceforge.net

Download Document from Source Website

File Size: 406,63 KB

Share Document on Facebook

Similar Documents

Microsoft PowerPoint - Effective Control Loop Optimization.ppt [Read-Only] [Compatibility Mode]

DocID: 1vrLw - View Document

1 Taking the Human Out of the Loop: A Review of Bayesian Optimization Bobak Shahriari, Kevin Swersky, Ziyu Wang, Ryan P. Adams and Nando de Freitas

DocID: 1tp4y - View Document

Software engineering / Computer programming / Computing / Compiler optimizations / Cache / Computer memory / Locality of reference / Software optimization / Optimizing compiler / For loop / Infinite loop / Ada

Precise Automatable Analytical Modeling of the Cache Behavior of Codes with Indirections ´ DOALLO DIEGO ANDRADE, BASILIO B. FRAGUELA, and RAMON Universidade da Coruna

DocID: 1rqme - View Document

Computing / Computer memory / Computer hardware / Computer architecture / Cell / Direct memory access / Emotion Engine / Sparse matrix / Scratchpad memory / Loop nest optimization / CPU cache / SIMD

Scientific Computing Kernels on the Cell Processor Samuel Williams, John Shalf, Leonid Oliker Shoaib Kamil, Parry Husbands, Katherine Yelick Computational Research Division Lawrence Berkeley National Laboratory Berkeley,

DocID: 1rnBu - View Document

Cache / Compiler optimizations / Computing / Computer architecture / Computer memory / Computer engineering / Locality of reference / Software optimization / Cache replacement policies / Loop optimization / Memory hierarchy / Loop interchange

Static Prediction of Worst-case Data Cache Performance in the Absence of Base Address Information Diego Andrade, Basilio B. Fraguela and Ram´on Doallo University of A Coru˜na, Spain {dcanosa,basilio,doallo}@udc.es

DocID: 1rl7F - View Document