<--- Back to Details
First PageDocument Content
Computing / Computer architecture / Computer engineering / Embedded microprocessors / Instruction set architectures / EnSilica / ESi-RISC / Central processing unit / JTAG / ARC / 16-bit / Reduced instruction set computing
Date: 2014-10-14 01:56:25
Computing
Computer architecture
Computer engineering
Embedded microprocessors
Instruction set architectures
EnSilica
ESi-RISC
Central processing unit
JTAG
ARC
16-bit
Reduced instruction set computing

eSi-1600 – 16-bit, low-cost & low-power CPU EnSilica’s eSi-1600 CPU IP core is an extremely small, low-cost and low-power processor ideal for integration into ASIC and/or FPGA designs. It offers similar performance t

Add to Reading List

Source URL: www.avant-tek.com

Download Document from Source Website

File Size: 321,40 KB

Share Document on Facebook

Similar Documents

OVERVIEW/ SUMMARY OF SERVICES

OVERVIEW/ SUMMARY OF SERVICES

DocID: 1xUU5 - View Document

OVERVIEW/ SUMMARY OF SERVICES

OVERVIEW/ SUMMARY OF SERVICES

DocID: 1xUNT - View Document

(Main) SLA Performance Rpt

(Main) SLA Performance Rpt

DocID: 1xUm7 - View Document

OVERVIEW/ SUMMARY OF SERVICES

OVERVIEW/ SUMMARY OF SERVICES

DocID: 1xUkg - View Document

ARC Customer Conference Scheduled for May 20, 2008

ARC Customer Conference Scheduled for May 20, 2008

DocID: 1xTEh - View Document