SHA-3 on ARM11 processors Peter Schwabe1 , Bo-Yin Yang1 , and Shang-Yi Yang2 1 ?

First Page		Document Content
Date: 2013-02-27 00:13:54 Computer architecture Cryptography Computing NIST hash function competition Instruction set architectures Cryptographic hash functions Assembly languages Grstl ARM architecture SHA-2 64-bit computing Addressing mode		SHA-3 on ARM11 processors Peter Schwabe1 , Bo-Yin Yang1 , and Shang-Yi Yang2 1 ? Add to Reading List Source URL: precision.moscito.org Download Document from Source Website File Size: 327,55 KB Share Document on Facebook

	Technical Report UW-CSEPorting Hyperkernel to the ARM Architecture Dylan Johnson University of Washington DocID: 1xTT5 - View Document
	Systems Architecture ARM Assembler Addressing Modes DocID: 1vfdd - View Document
	Systems Architecture ARM Assembler Logic Logic – p. 1/11 DocID: 1v8XD - View Document
	C++ ABI for the ARM Architecture DocID: 1uJu5 - View Document
	Systems Architecture ARM Assembler Data Movement Beginning Programs – p. 1/10 DocID: 1tUGl - View Document