An 84-mW 4-Gb s Clock and Data Recovery Circuit for Serial Link Applications M.-J. Edward Lee1,3, William J. Dally1,3, John W. Poulton2,3, Patrick Chiang1, and Stephen F. Greenwood1 1Stanford 2UNC - John Link - Document - PDFSEARCH.IO

First Page		Document Content
		An 84-mW 4-Gb/s Clock and Data Recovery Circuit for Serial Link Applications M.-J. Edward Lee1,3, William J. Dally1,3, John W. Poulton2,3, Patrick Chiang1, and Stephen F. Greenwood1 1Stanford 2UNC Add to Reading List Source URL: cva.stanford.edu Download Document from Source Website File Size: 152,04 KB Share Document on Facebook