Back to Results
First PageMeta Content



A Bit of Analysis on Self-Timed Single-Bit On-Chip Links Jonathan Tse, Benjamin Hill, and Rajit Manohar Computer Systems Laboratory Cornell University Ithaca, NY, U.S.A.
Add to Reading List

Document Date: 2013-09-13 19:30:43


Open Document

File Size: 955,02 KB

Share Result on Facebook

Currency

USD / /

/

Facility

California Institute of Technology / /

IndustryTerm

energy/throughput / impacted energy / process technologies / even synchronous protocols / greater energy consumption / nm technology / higher-energy configuration / process technology nodes / convex optimization algorithms / chip energy consumption / heuristic optimization algorithms / lower-energy point / population selection algorithm / energy penalty / link/technology parings / cross-technology examination / multi-objective heuristic optimization algorithms / average energy improvements / frequency systems / sharp energy increase / deep-submicron technologies / process technology generations / Energy vs / half-swing protocol / energy-efficient ternary interconnection link / throughput/energy/area space / sparse wiring energy increases / link protocol / energy increase / energy savings / pulldown networks / energy / energy costs / throughput/energy/area tradeoff space / technology characterization steps / deep submicron technologies / least energy / technology nodes / heuristic optimization algorithm / link protocols / pull-up network / genetic algorithm / energy dissipation / energy cost / ternary conversion energy cost cuts / energy/area usage / energy/area / asynchronous protocol / energy efficient system design / multi-objective optimization tool / genetic algorithms / optimization tool / asynchronous systems / less energy / high energy / hundredfold more energy / energy efficiency / low-swing signaling protocol / manufacturing / planar technologies / low-energy / link energy / technology feature size / nm process technologies / link pulldown network / e1of2 protocol / greater energy cost / -dominated sorting genetic algorithm / /

Organization

California Institute of Technology / National Science Foundation / STATS Single-Track Asynchronous Ternary Signaling / MIT / Cornell University / US Federal Reserve / /

Person

Benjamin Hill / /

Position

driver / selfinvalidating driver / aggressive SelfInvalidating Driver / designer / representative / SelfInvalidating RTN Driver / /

ProgrammingLanguage

RC / Cedar / Verilog / /

PublishedMedium

Journal of Machine Learning Research / /

RadioStation

WCHB / /

Technology

heuristic optimization algorithm / Signaling Protocols / multi-objective heuristic optimization algorithms / link protocols / even synchronous protocols / NSGA-II-based genetic algorithms / chip design / deep submicron technologies / 45 nm process technologies / 3-D / 90 nm technology / Red Cedar Technology / Machine Learning / e1of2 protocol / deep-submicron technologies / 2-phase protocols / NTRODUCTION As technologies / integrated circuits / low-swing signaling protocol / Verilog / 3-level asynchronous protocol / flow control / signaling protocol / CMOS VLSI chips / process technologies / NSGA-II-based algorithms / heuristic optimization algorithms / simulation / link protocol / convex optimization algorithms / half-swing protocol / population selection algorithm / three technologies / /

SocialTag