<--- Back to Details
First PageDocument Content
Integrated circuits / Logic families / MOSFET / Subthreshold slope / CMOS / Dynamic voltage scaling / Field-effect transistor / Transistor / Subthreshold conduction / Electronic engineering / Electronics / Technology
Date: 2013-10-28 13:05:49
Integrated circuits
Logic families
MOSFET
Subthreshold slope
CMOS
Dynamic voltage scaling
Field-effect transistor
Transistor
Subthreshold conduction
Electronic engineering
Electronics
Technology

UT DALLAS Erik Jonsson School of Engineering & Computer Science

Add to Reading List

Source URL: www.stanford.edu

Download Document from Source Website

File Size: 2,78 MB

Share Document on Facebook

Similar Documents

PDF Document

DocID: 1xs12 - View Document

PDF Document

DocID: 1x2IS - View Document

DOC Document

DocID: 1wpoX - View Document

A 23mW Face Recognition Accelerator in 40nm CMOS with Mostly-Read 5T Memory Dongsuk Jeon1,2, Qing Dong1, Yejoong Kim1, Xiaolong Wang3, Shuai Chen3, Hao Yu3, David Blaauw1, Dennis Sylvester1 1 University of Michigan, MI;

DocID: 1vrMD - View Document

  CELL CULTURE COURSE PROGRAM September 13, 2014   08:00-08:45 Cultivation of cells, passaging, Medium Preparation and Preparation for experiments Theoretic 09:00-09:45 Cultivation of cells, passaging, Medium Preparati

DocID: 1vnJh - View Document