<--- Back to Details
First PageDocument Content
Software engineering / Computer programming / Computing / Subroutines / Electronic design automation / Compiler construction / Programming language implementation / Theoretical computer science / High-level synthesis / Recursion / Compiler / Inline expansion
Date: 2006-04-13 14:58:02
Software engineering
Computer programming
Computing
Subroutines
Electronic design automation
Compiler construction
Programming language implementation
Theoretical computer science
High-level synthesis
Recursion
Compiler
Inline expansion

Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) Higher-Level Techniques for Hardware Description and Synthesis Alan Mycroft, Richard Sharp

Add to Reading List

Source URL: rich.recoil.org

Download Document from Source Website

File Size: 335,34 KB

Share Document on Facebook

Similar Documents

Specification Revision for Markov Decision Processes with Optimal Trade-off M. Lahijanian and M. Kwiatkowska Abstract— Optimal control policy synthesis for probabilistic systems from high-level specifications is increa

Specification Revision for Markov Decision Processes with Optimal Trade-off M. Lahijanian and M. Kwiatkowska Abstract— Optimal control policy synthesis for probabilistic systems from high-level specifications is increa

DocID: 1xVDa - View Document

Experiments Suggest High-Level Formal Models and Automated Code Synthesis Significantly Increase Dependability Cordell Green and Stephen Westfold January 2001

Experiments Suggest High-Level Formal Models and Automated Code Synthesis Significantly Increase Dependability Cordell Green and Stephen Westfold January 2001

DocID: 1xV8y - View Document

C	
  vs.	
  VHDL:	
  Benchmarking	
  CAESAR	
   Candidates	
  Using	
  High-­‐Level	
  Synthesis	
   and	
  Register-­‐Transfer	
  Level	
   Methodologies	
  	
   Ekawat	
  Homsirikamol,	
  	
   Wi

C  vs.  VHDL:  Benchmarking  CAESAR   Candidates  Using  High-­‐Level  Synthesis   and  Register-­‐Transfer  Level   Methodologies     Ekawat  Homsirikamol,     Wi

DocID: 1tWk9 - View Document

Productive parallel programming on FPGA using High-level Synthesis

Productive parallel programming on FPGA using High-level Synthesis

DocID: 1tSkM - View Document

ABSTRACT  An abstract of the thesis of Yan Chen for the Master of Science in Computer Science presented July 8, Title: Equivalence Checking for High-Level Synthesis Flow

ABSTRACT An abstract of the thesis of Yan Chen for the Master of Science in Computer Science presented July 8, Title: Equivalence Checking for High-Level Synthesis Flow

DocID: 1rVzu - View Document