<--- Back to Details
First PageDocument Content
Computing / Computer memory / Hardware acceleration / Central processing unit / Parallel computing / Computer hardware / Dynamic random-access memory / Computer architecture / Field-programmable gate array
Date: 2018-06-18 15:29:45
Computing
Computer memory
Hardware acceleration
Central processing unit
Parallel computing
Computer hardware
Dynamic random-access memory
Computer architecture
Field-programmable gate array

FPGAs as Streaming MIMD Machines for Data Analy9cs James Thomas, Matei Zaharia, Pat Hanrahan CPU/GPU Control Flow Divergence

Add to Reading List

Source URL: platformlab.stanford.edu

Download Document from Source Website

File Size: 483,46 KB

Share Document on Facebook

Similar Documents

Graph theory / Mathematics / Discrete mathematics / Graph traversal / Graph / Directed graph / Breadth-first search / Degree / Line graph / Clique

Language and Hardware Acceleration Backend for Graph Processing Andrey Mokhov† , Alessandro de Gennaro† , Ghaith Tarawneh† , Jonny Wray‡ , Georgy Lukyanov† , Sergey Mileiko† , Joe Scott† , Alex Yakovlev†

DocID: 1xUEl - View Document

Hardware Acceleration for Programs in SSA Form

DocID: 1upt7 - View Document

Reconfigurable Hardware Acceleration of Canonical Graph Labelling David B. Thomas1 , Wayne Luk1 , Michael Stumpf2 1 2

DocID: 1sQhm - View Document

Exar Highlights Enhanced Hadoop Economics and Performance Using Hardware Acceleration at Open Server Summit FREMONT, Calif., Nov. 12, 2014 /PRNewswire/ -- Exar Corporation (NYSE: EXAR), a leading supplier of high-perform

DocID: 1rwbv - View Document

Computing / Networking hardware / Intel Corporation / Tarari / Content processor / Hardware acceleration

The T9000 Family of Content Processor ASICs

DocID: 1qBzN - View Document