<--- Back to Details
First PageDocument Content
Computer architecture / Central processing unit / Cache / CPU cache / Computer memory / Parallel computing / Loop optimization / Software pipelining / Branch predictor / Computing / Compiler optimizations / Software engineering
Date: 2003-12-11 10:02:03
Computer architecture
Central processing unit
Cache
CPU cache
Computer memory
Parallel computing
Loop optimization
Software pipelining
Branch predictor
Computing
Compiler optimizations
Software engineering

The Energy Impact of Aggressive Loop Fusion YongKang Zhu, Grigorios Magklis, Michael L. Scott, Chen Ding, and David H. Albonesi Departments of Electrical and Computer Engineering and of Computer Science University of Roc

Add to Reading List

Source URL: www.cs.rochester.edu

Download Document from Source Website

File Size: 328,50 KB

Share Document on Facebook

Similar Documents

BranchScope: A New Side-Channel Attack on Directional Branch Predictor

BranchScope: A New Side-Channel Attack on Directional Branch Predictor

DocID: 1tHEI - View Document

T-wave area as an additional predictor of response to cardiac resynchronization therapy. Elien B. Engels MSc.1, Eszter M. Vegh M.D.2, Caroline J.M. van Deursen MD.1, Jagmeet P. Singh M.D. DPhil2, Frits W. Prinzen Ph.D. 1

T-wave area as an additional predictor of response to cardiac resynchronization therapy. Elien B. Engels MSc.1, Eszter M. Vegh M.D.2, Caroline J.M. van Deursen MD.1, Jagmeet P. Singh M.D. DPhil2, Frits W. Prinzen Ph.D. 1

DocID: 1ranW - View Document

Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs Ayse Kivilcim Coskun† Tajana Simunic Rosing† Kenny C. Gross‡

Utilizing Predictors for Efficient Thermal Management in Multiprocessor SoCs Ayse Kivilcim Coskun† Tajana Simunic Rosing† Kenny C. Gross‡

DocID: 1nwAp - View Document

Profiling and Optimizing Micro-Architecture Bottlenecks on the Hardware Level Francis B. Moreira, Marco A. Z. Alves, Matthias Diener, Philippe O. A. Navaux  Israel Koren

Profiling and Optimizing Micro-Architecture Bottlenecks on the Hardware Level Francis B. Moreira, Marco A. Z. Alves, Matthias Diener, Philippe O. A. Navaux Israel Koren

DocID: 1m2Ed - View Document

Appears in Proceedings of the 2011 IEEE International Conference on Computer Design (ICCD), Amherst, Massachusetts, OctoberAn Optimized Scaled Neural Branch Predictor Daniel A. Jim´enez Department of Computer Sc

Appears in Proceedings of the 2011 IEEE International Conference on Computer Design (ICCD), Amherst, Massachusetts, OctoberAn Optimized Scaled Neural Branch Predictor Daniel A. Jim´enez Department of Computer Sc

DocID: 1m2C8 - View Document