J Real-Time Image Proc:571–587 DOIs11554y ORIGINAL RESEARCH PAPER Exploiting task and data parallelism for advanced video coding

First Page		Document Content
Date: 2016-03-10 05:41:02 Computing Video compression Video Computer architecture Graphics processing unit H.264/MPEG-4 AVC Deblocking filter Tegra Motion compensation Inter frame Multi-core processor General-purpose computing on graphics processing units		J Real-Time Image Proc:571–587 DOIs11554y ORIGINAL RESEARCH PAPER Exploiting task and data parallelism for advanced video coding Add to Reading List Source URL: www.inesc-id.pt Download Document from Source Website File Size: 1,14 MB Share Document on Facebook

	TRAn Overview of NVIDIA Tegra K1 Architecture Ang Li, Radu Serban, Dan Negrut DocID: 1tKC2 - View Document
	Quic k Wir e and Tu bing Where medical devices come to life. When you need it fast. Wire and hypodermic tubing overnight. DocID: 1rq0I - View Document
	utothcommss_buildrce_checkoutsp_build_AppsNotes0.0.00424_highlevel_considerations_power_management_biglittlephicstiple_cluster.svg DocID: 1rpcm - View Document
	P r ototy ping and Dev elopment Where medical devices come to life. Prototyping and development services that get your medical devices to market sooner — and smarter DocID: 1qTDg - View Document
	2012 IEEE International Conference on Cluster Computing Towards Fault-Tolerant Energy-Efﬁcient High Performance Computing in the Cloud Kurt L. Keville Rohan Garg DocID: 1qHa3 - View Document