<--- Back to Details
First PageDocument Content
Computer architecture / Computing / Computer engineering / Acorn Computers / ARM architecture / Fabless semiconductor companies / System on a chip / Multi-core processor / Tegra / ARM Cortex-A15 / Intel Core / ARM Holdings
Date: 2013-10-13 17:15:10
Computer architecture
Computing
Computer engineering
Acorn Computers
ARM architecture
Fabless semiconductor companies
System on a chip
Multi-core processor
Tegra
ARM Cortex-A15
Intel Core
ARM Holdings

2012 IEEE International Conference on Cluster Computing Towards Fault-Tolerant Energy-Efficient High Performance Computing in the Cloud Kurt L. Keville Rohan Garg

Add to Reading List

Source URL: www.ccs.neu.edu

Download Document from Source Website

File Size: 203,44 KB

Share Document on Facebook

Similar Documents

arXiv:1404.3465v1 [cs.CR] 14 AprNetwork-on-Chip Firewall: Countering Defective and Malicious System-on-Chip Hardware Michael LeMay∗, Carl A. Gunter University of Illinois at Urbana-Champaign

arXiv:1404.3465v1 [cs.CR] 14 AprNetwork-on-Chip Firewall: Countering Defective and Malicious System-on-Chip Hardware Michael LeMay∗, Carl A. Gunter University of Illinois at Urbana-Champaign

DocID: 1v4ku - View Document

myCSoC: Design Explorations With Your Configurable System on a Chip

myCSoC: Design Explorations With Your Configurable System on a Chip

DocID: 1uSVe - View Document

myCSoC: Design Explorations With Your Configurable System on a Chip

myCSoC: Design Explorations With Your Configurable System on a Chip

DocID: 1uO2g - View Document

Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip  Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip By Andreas Olofsson Adapteva Inc, Lexington, MA, USA

Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip By Andreas Olofsson Adapteva Inc, Lexington, MA, USA

DocID: 1uuhM - View Document

myCSoC: Design Explorations With Your Configurable System on a Chip

myCSoC: Design Explorations With Your Configurable System on a Chip

DocID: 1udjC - View Document