Back to Results
First PageMeta Content
Physical Unclonable Function / Randomness / Computer memory / Digital electronics / Field-programmable gate array / Xilinx / Altera / Application-specific integrated circuit / PUF / Electronic engineering / Fabless semiconductor companies / Electronics


Extended Abstract: The Butterfly PUF Protecting IP on every FPGA Sandeep S. Kumar∗ , Jorge Guajardo∗ , Roel Maes†‡ , Geert-Jan Schrijen∗ and Pim Tuyls∗
Add to Reading List

Open Document

File Size: 302,46 KB

Share Result on Facebook

City

Washington / DC / Amsterdam / San Jose / /

Company

Offline Hardware / Philips Research Europe / Wireless Sensor Networks / Read-Proof Hardware / Cryptographic Hardware / Xilinx / Embedded Systems / /

Country

United States / Netherlands / /

/

Event

Person Communication and Meetings / /

Facility

Massachusetts Institute of Technology / /

IndustryTerm

control algorithm / sensor networks / manufacturing steps / helper data algorithm / cross-coupled devices / trusted computing / manufacturing / challenge-response protocols / physical systems / http /

Organization

Massachusetts Institute of Technology / IEEE Computer Society / /

Person

Srinivas Devadas / ROSS -C OUPLED / S. Nixon / Jorge Guajardo / Jan Schrijen / Roel Maes / Sandeep S. Kumar / G. Edward Suh / /

Position

author / Extractor / editor / designer / fuzzy extractor / arbiter / /

ProgrammingLanguage

DC / /

ProvinceOrState

Massachusetts / /

PublishedMedium

Lecture Notes in Computer Science / /

Technology

FPGA / cryptography / laser / helper data algorithm / Public Key / bitstream encryption / challenge-response protocols / control algorithm / http / secret key / SRAM / integrated circuits / flash / pdf / integrated circuit / /

URL

http /

SocialTag