Back to Results
First PageMeta Content
Instruction set architectures / Microcontrollers / Embedded systems / Management Data Input/Output / Universal asynchronous receiver/transmitter / Joint Test Action Group / Synchronous dynamic random-access memory / Interrupt / DEC Alpha / Computer architecture / Electronics / Electronic engineering


R2010C FAST ETHERNET RISC PROCESSOR
Add to Reading List

Document Date: 2008-09-09 19:07:24

Open Document

File Size: 814,93 KB

Share Result on Facebook

Company

Communication RDC Semiconductor Co. Ltd / /

Facility

Port Fast Ethernet MAC / UART Serial Port / Features Five-stage pipeline Three / /

/

MusicAlbum

I/O / /

Organization

PIO UNIT / Bus Interface UNIT / Execution UNIT / Timer Control UNIT / Clock Unit / Chip Select UNIT / DMA UNIT / Timer/Counter Unit / /

/

Position

CACHE Controller / SDRAM Controller / General / LA File Address General / 16550 UART Segment / architecture programmable watchdog timer Bus interface The Interrupt controller / Ethernet Controller / Controller / /

Product

Sleek Audio SA6 Headphone/Headset / /

RadioStation

With 8 / /

Technology

SDRAM / FAST ETHERNET / ALE / Ethernet RISC Processor / DSP / UART / /

URL

http /

SocialTag