<--- Back to Details
First PageDocument Content
Computer architecture / Computing / Computer arithmetic / Computer engineering / Extended precision / Long double / Processor register / X87 / 64-bit computing / Double-precision floating-point format / X86 / IEEE floating point
Date: 2012-06-05 05:37:36
Computer architecture
Computing
Computer arithmetic
Computer engineering
Extended precision
Long double
Processor register
X87
64-bit computing
Double-precision floating-point format
X86
IEEE floating point

CS:APP Web Aside DATA:IA32-FP: Intel IA32 Floating-Point Arithmetic∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

Add to Reading List

Source URL: csapp.cs.cmu.edu

Download Document from Source Website

File Size: 23,72 KB

Share Document on Facebook

Similar Documents

FAST ROUNDING  OF FLOATING POINT NUMBERS

FAST ROUNDING OF FLOATING POINT NUMBERS

DocID: 1rtx5 - View Document

CS:APP Web Aside DATA:IA32-FP: Intel IA32 Floating-Point Arithmetic∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

CS:APP Web Aside DATA:IA32-FP: Intel IA32 Floating-Point Arithmetic∗ Randal E. Bryant David R. O’Hallaron June 5, 2012

DocID: 1rpCG - View Document

Lineare Algebra  Endliche Arithmetik Walter Gander ETH Z¨ urich

Lineare Algebra Endliche Arithmetik Walter Gander ETH Z¨ urich

DocID: 1rfwa - View Document

Worst Cases for the Exponential Function in the IEEE 754r decimal64 Format Vincent Lefèvre, Damien Stehlé, Paul Zimmermann LORIA / INRIA Lorraine  JNAO 2006

Worst Cases for the Exponential Function in the IEEE 754r decimal64 Format Vincent Lefèvre, Damien Stehlé, Paul Zimmermann LORIA / INRIA Lorraine JNAO 2006

DocID: 1reF1 - View Document

Hardest-to-Round Cases – Part 2 Vincent LEFÈVRE AriC, INRIA Grenoble – Rhône-Alpes / LIP, ENS-Lyon Journées TaMaDi, Lyon,

Hardest-to-Round Cases – Part 2 Vincent LEFÈVRE AriC, INRIA Grenoble – Rhône-Alpes / LIP, ENS-Lyon Journées TaMaDi, Lyon,

DocID: 1rccC - View Document