2015 IEEE Symposium on Security and Privacy TinyGarble: Highly Compressed and Scalable Sequential Garbled Circuits Ebrahim M. Songhori∗ , Siam U. Hussain∗ , Ahmad-Reza Sadeghi† , Thomas Schneider† , Farinaz Kous

First Page		Document Content
Date: 2015-05-11 16:43:20 Electronic engineering Digital electronics Electronics Electronic design automation Electronic design Logic in computer science Cryptographic protocols Garbled circuit Boolean circuit Sequential logic Logic synthesis Standard cell		2015 IEEE Symposium on Security and Privacy TinyGarble: Highly Compressed and Scalable Sequential Garbled Circuits Ebrahim M. Songhori∗ , Siam U. Hussain∗ , Ahmad-Reza Sadeghi† , Thomas Schneider† , Farinaz Kous Add to Reading List Source URL: www.ieee-security.org Download Document from Source Website File Size: 485,75 KB Share Document on Facebook

	Dissertation Reactive Synthesis: branching logic & parameteri zed systems Ayrat Khalimov Advisor: Roderick Bloem DocID: 1xVvj - View Document
	Synthesis of Logic Interpretations Jian Xiang, John Knight, Kevin Sullivan Department of Computer Science University of Virginia Charlottesville, VA USA {Jian,Knight,Sullivan}@cs.virginia.edu DocID: 1vpwF - View Document
	Reactive Synthesis from Signal Temporal Logic Specifications Vasumathi Raman Alexandre Donzé DocID: 1uiFq - View Document
	Prime Indicants: A Synthesis Method for Indicating Combinational Logic Blocks W. B. Toms, D. A. Edwards School of Computer Science, University of Manchester {tomsw,doug}@cs.man.ac.uk DocID: 1u5OA - View Document
	Switching Logic Synthesis for Reachability∗ Ankur Taly Ashish Tiwari Computer Science Dept., Stanford University DocID: 1t1e9 - View Document