Back to Results
First PageMeta Content
Computer architecture / CPU cache / Memory disambiguation / Squash / Branch predictor / Parallel computing / Central processing unit / Monitor / Speculative execution / Computer memory / Computing / Computer hardware


Eliminating Squashes Through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors Marcelo Cintra Josep Torrellas 
Add to Reading List

Document Date: 2001-12-10 19:25:05


Open Document

File Size: 215,93 KB

Share Result on Facebook

Company

IBM / VPT / Oracle / IEEE Intl / Intel / /

Currency

USD / /

/

Event

Extinction / Reorganization / /

Facility

Release Commit Release Stall / Informatics University of Edinburgh Department / University of Illinois / Computer Science University of Illinois / /

IndustryTerm

mainstream cache coherence protocols / tightly-coupled multiscalar processor / directory-based cache coherence protocol / compiler technology / coherence protocol / per-line speculation protocol / processor chip / lazy systems / Per-word protocols / per-line protocol / conventional speculative systems / baseline speculation protocol / speculation protocols / Per-line protocols / speculation protocol / /

Organization

Perfect Club / National Science Foundation / Informatics University of Edinburgh Department / University of Illinois / Department of Computer Science / /

Person

UU V UU VUU V V / Marcelo Cintra Josep Torrellas / /

Position

network controller / Memory Directory Controller / first producer / single writer / General / producer / author / First Writer / directory controller / /

Product

SPECfp2000 applications / Baseline system / Baseline / Delay / Oracle Delay / SPECfp2000 / /

ProgrammingLanguage

FP / DC / /

ProvinceOrState

Illinois / /

PublishedMedium

Baseline / /

RadioStation

Wait / /

Technology

speculation protocol / per-line speculation protocol / GMDT-based speculation protocol / baseline speculation protocol / speculation protocols / speculative parallelization Processor / per-line protocol / tightly-coupled multiscalar processor / directory-based cache coherence protocol / processor chip / SRAM / compiler technology / CMP / 16 processors / 4 processors / Per-line protocols / Finite state machine / CCNUMA speculation protocol / coherence protocol / mainstream cache coherence protocols / Per-word protocols / simulation / Access Tracking Speculation protocols / line-based protocols / local processor / /

SocialTag