Back to Results
First PageMeta Content
Computing / Synchronous dynamic random-access memory / Dynamic random-access memory / DDR SDRAM / Memory controller / Memory refresh / Micron Technology / DDR2 SDRAM / Random-access memory / Computer memory / Computer hardware / Digital media


Document Date: 2009-12-11 12:06:02

Open Document

File Size: 284,38 KB

Share Result on Facebook

City

Boise / /

Company

Micron Technology Inc. / EN 7 Micron Technology Inc. / DECODER ROWADDRESS MUX BANK / EN 5 Micron Technology Inc. / EN 10 Micron Technology Inc. / EN 4 Micron Technology Inc. / EN 1 Micron Technology Inc. / ACT Bank / EN 2 Micron Technology Inc. / EN 3 Micron Technology Inc. / MASK LOGIC BANK CONTROL / EN 6 Micron Technology Inc. / Single Bank Red / BA2 Bank / /

Currency

pence / /

IndustryTerm

throughput memory systems / higher-density products / open bank / lower-density solutions / bank-to-bank timing / opened bank / individual bank activation current / higher-density devices / bank / bank addresses / given bank / 256Mb device / monilithic device / bank address / while reading bank / lower-density products / 4Gb device / /

MarketIndex

CASE 95 / /

OperatingSystem

L3 / /

Organization

Joint Electron Device Engineering Council / /

/

Position

designer / system-level designer / controller / /

Product

T10 / /

RadioStation

With 13 / /

Technology

technology of previous memory families / previous DRAM technologies / board design / PDF / /

URL

www.micron.com/productsupport / http /

SocialTag