Back to Results
First PageMeta Content
Computer architecture / Computing / CPU cache / Multi-chip module / Dynamic random-access memory / IBM z10 / TILE-Gx / Computer hardware / Computer memory / POWER4


POWER4 Systems: Design for Reliability Douglas Bossen, Joel Tendler, Kevin Reick IBM Server Group, Austin, TX
Add to Reading List

Document Date: 2013-07-27 23:38:57

Open Document

File Size: 240,52 KB

Share Result on Facebook

City

Austin / /

Company

PCI Bridge Chips Redundant Power Supplies / POWER4 Systems / IPL / /

IndustryTerm

error processing / memory chip / software components interacting / orhardware hardware / at _ processor / /

OperatingSystem

L3 / AIX / /

Organization

DED / U.S. Securities and Exchange Commission / /

Person

Douglas Bossen / RAM GX / Kevin Reick / /

ProvinceOrState

Manitoba / /

RadioStation

Core / /

Technology

chip Chip / lithography / Chip Design / Operating System / Spare memory chip / processor speed Technology / /

SocialTag