Physical IP Development On FinFET – There’s Nothing Planar About It! Navraj Nandra March 25th 2014 - Multiple patterning - Document - PDFSEARCH.IO

First Page		Document Content
Date: 2014-05-28 12:17:53 Multiple patterning Transistor Design rule checking Technology Multigate device Electronic engineering Synopsys		Physical IP Development On FinFET – There’s Nothing Planar About It! Navraj Nandra March 25th 2014 Add to Reading List Source URL: www.gsaglobal.org Download Document from Source Website File Size: 1,89 MB Share Document on Facebook