Microsoft PowerPoint - NNINsymposium.feb12 [Compatibility Mode] - Multiple patterning - Document - PDFSEARCH.IO

First Page		Document Content
Date: 2013-01-06 22:14:17 Electronics MOSFET CMOS Field-effect transistor Multiple patterning Dynamic voltage scaling International Electron Devices Meeting Electronic engineering Logic families Technology		Microsoft PowerPoint - NNINsymposium.feb12 [Compatibility Mode] Add to Reading List Source URL: www.nanotech.ucsb.edu Download Document from Source Website File Size: 2,78 MB Share Document on Facebook

	Parametric Timing Analysis and Its Application to Dynamic Voltage Scaling SIBIN MOHAN and FRANK MUELLER North Carolina State University MICHAEL ROOT, WILLIAM HAWKINS, and CHRISTOPHER HEALY Furman University DocID: 1tO1K - View Document
	ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling ∗ 2 Sibin Mohan1, Frank Mueller1 , William Hawkins2 , Michael Root3 , Christopher Healy3 and David Whalley4 DocID: 1t34i - View Document
	Parametric Timing Analysis and Its Application to Dynamic Voltage Scaling SIBIN MOHAN, FRANK MUELLER, North Carolina State University MICHAEL ROOT, WILLIAM HAWKINS, CHRISTOPHER HEALY, Furman University DAVID WHALLEY, Flo DocID: 1t31a - View Document
	Dynamic Voltage Scaling for Portable Systems Tajana Simunic Luca Benini Andrea Acquaviva Peter Glynny Giovanni De Micheli yManagement Science and Computer Systems DEIS Engineering Department DocID: 1r7DT - View Document
	IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 11, NOVEMBERGMACS/mW Resonant Adiabatic Mixed-Signal Processor Array for DocID: 1qKU0 - View Document