Back to Results
First PageMeta Content
Computer file formats / Graphics file formats / Cache coherency / Chunk / CPU cache / MESI protocol / ANIM / Parallel computing / C dynamic memory allocation / Computing / Computer memory / Computer hardware


BulkCommit: Scalable and Fast Commit of Atomic Blocks ∗ in a Lazy Multiprocessor Environment † Xuehai Qian , Josep Torrellas
Add to Reading List

Document Date: 2013-10-25 19:56:50

Open Document

File Size: 320,71 KB

Share Result on Facebook

Company

Checkpoint / D1 D2 (d) D1 (f) co / Intel / /

Country

United States / /

Currency

pence / USD / /

/

Event

FDA Phase / /

Facility

Additional checkpoint / Spain Beihang University / Josep Torrellas Benjamin Sahelices Depei Qian University of Illinois / University of California / IntelliCommit stalls / /

IndustryTerm

baseline chunk protocol / parallel radix sort algorithm / directory protocol / above algorithm / model to different protocols / sharer processors / cache coherence protocols / preemption algorithm / chunk-based distributed-directory protocol / transactional systems / local bank / distributed directory protocol / distributed directory-based protocol / /

NaturalFeature

Raytrace_BC-SQ Raytrace_BC Radix_ST Radix_SB Radix_BC-SQ Radix_BC Radiosity_ST Radiosity_SB Radiosity_BC-SQ Radiosity_BC Ocean_ST Ocean / Raytrace_BC Radix_ST Radix_SB Radix_BC-SQ Radix_BC Radiosity_ST Radiosity_SB Radiosity_BC-SQ Radiosity_BC Ocean_ST Ocean_SB Ocean / Radix_ST Radix_SB Radix_BC-SQ Radix_BC Radiosity_ST Radiosity_SB Radiosity_BC-SQ Radiosity_BC Ocean_ST Ocean_SB Ocean_BC-SQ Ocean / /

Organization

National Science Foundation / Universidad de Valladolid / University of California / Berkeley / U.S. Securities and Exchange Commission / University of Illinois / Spain Beihang University / Illinois-Intel Parallelism Center / Kbits Organization / /

Person

A CHUNK / Benjamin Sahelices Depei / /

Position

Leader in each group / Processor and cache controller / Governor / Directory controller and cache controller / MODEL The Model / Directory controller / controller / cache controller and directory controller / /

Product

Figure / C3 / L1 / /

ProvinceOrState

Illinois / British Columbia / Mississippi / California / /

Technology

above algorithm / distributed directory protocol / 5.2 IntelliCommit Commit Protocol / existing chunk-based protocols / distributed directory-based protocol / two processors / MSI/MESI protocol / 64 processors / chunk-based distributed-directory protocol / same protocols / lazy protocol / owner processor / initiating processor / ST protocols / cache coherence protocols / ScalableBulk protocol / 4.3 Preemption Algorithm / committing processor / 0 Protocol / 256 processors / requesting processor / sharer processors / Coherence protocol / ChunkSort algorithm / simulation / BulkCommit protocol / baseline chunk protocol / directory protocol / preemption algorithm / local processor / parallel radix sort algorithm / /

URL

http /

SocialTag