Back to Results
First PageMeta Content
Parallel computing / Scalable Coherent Interface / Supercomputers / Computer memory / Cache coherence / CPU cache / Cache / Linked list / Bus sniffing / Computing / Cache coherency / Concurrent computing


Appeared in the IEEE Transactions on Computers, July[removed]Performance Evaluation of the Slotted Ring Multiprocessor Luiz André Barroso and Michel Dubois Department of Electrical Engineering-Systems
Add to Reading List

Document Date: 2005-03-07 23:37:47


Open Document

File Size: 191,01 KB

Share Result on Facebook

Currency

pence / /

/

Facility

Electrical Engineering-Systems University of Southern California Los Angeles / /

IndustryTerm

split-transaction bus systems / snooper hardware / directory coherence protocols / directory protocols / cache-based multiprocessor systems / typical write-invalidate protocols / circuit technology / simpler interface hardware / interconnection networks / ownership-based snooping protocol / writeinvalidate write-back protocol / point-to-point connected systems / faster processors / linked list protocols / interconnection technology / parallel processing / list protocols / linked list protocol / directory protocol / scale systems / limited directory protocols / dual-directory bank / memory systems / point-to-point communications / microprocessor technology / cache coherence protocol / cache coherence protocols / large scale systems / bus systems / /

Organization

Electrical Engineering-Systems University of Southern California Los Angeles / Slotted Ring Multiprocessor Luiz André Barroso and Michel Dubois Department / /

Person

Michel Dubois / /

/

Position

storeand-forward / head / /

PublishedMedium

the IEEE Transactions on Computers / /

Region

Southern California / /

Technology

Alpha / directory-based protocol / snooping cache coherence protocol / cache coherence protocols / typical write-invalidate protocols / one processor / linked list protocol / Snooping protocols / microprocessor technology / snooping protocol / cache memory / token ring / ownership-based snooping protocol / massively parallel processing / circuit technology / 64 processors / directory coherence protocols / simulation / promising interconnection technology / directory protocols / 3.0 Coherence Protocols / shared memory / cache coherence protocol / 3.3 Linked List Protocol Linked list protocols / linked list protocols / limited directory protocols / directory protocol / Snooping Protocol Transaction Read Miss Write Miss Invalidation Protocol / writeinvalidate write-back protocol / local processor / /

SocialTag