<--- Back to Details
First PageDocument Content
Parallel computing / GPGPU / Graphics hardware / OpenCL compute devices / Fabless semiconductor companies / Field-programmable gate array / General-purpose computing on graphics processing units / Compute kernel / Connected-component labeling / Graphics processing unit / Coprocessor / Altera Quartus
Date: 2009-12-09 18:55:18
Parallel computing
GPGPU
Graphics hardware
OpenCL compute devices
Fabless semiconductor companies
Field-programmable gate array
General-purpose computing on graphics processing units
Compute kernel
Connected-component labeling
Graphics processing unit
Coprocessor
Altera Quartus

Finding an adequate escape pod to real time Augmented Reality applications João Marcelo X. N. Teixeira, Veronica Teichrieb and Judith Kelner Virtual Reality and Multimedia Research Group Computer Science Center, Federal

Add to Reading List

Source URL: www.matmidia.mat.puc-rio.br

Download Document from Source Website

File Size: 1,11 MB

Share Document on Facebook

Similar Documents

Lightweight Coprocessor for Koblitz Curves: 283-bit ECC Including Scalar Conversion with only 4300 Gates S. Sinha Roy,  , I. Verbauwhede

Lightweight Coprocessor for Koblitz Curves: 283-bit ECC Including Scalar Conversion with only 4300 Gates S. Sinha Roy, , I. Verbauwhede

DocID: 1v6qQ - View Document

Exploring Energy Scalability in Coprocessor-Dominated Architectures for Dark Silicon QIAOSHI ZHENG, University of California, San Diego and Northwestern Polytechnical University, China  NATHAN GOULDING-HOTTA, SCOTT RICKE

Exploring Energy Scalability in Coprocessor-Dominated Architectures for Dark Silicon QIAOSHI ZHENG, University of California, San Diego and Northwestern Polytechnical University, China NATHAN GOULDING-HOTTA, SCOTT RICKE

DocID: 1tLui - View Document

Cell GC:   Using the Cell Synergistic Processor as a Garbage Collection Coprocessor

Cell GC: Using the Cell Synergistic Processor as a Garbage Collection Coprocessor

DocID: 1rWnq - View Document

Data-Aware Task Scheduling on Multi-Accelerator based Platforms C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault, Raymond Namyst To cite this version: C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault,

Data-Aware Task Scheduling on Multi-Accelerator based Platforms C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault, Raymond Namyst To cite this version: C´edric Augonnet, J´erˆome Clet-Ortega, Samuel Thibault,

DocID: 1rhfr - View Document