<--- Back to Details
First PageDocument Content
Computer architecture / Computing / Computer engineering / GPGPU / Parallel computing / Graphics hardware / Coprocessors / Application-specific integrated circuits / Graphics processing unit / Single instruction /  multiple threads / Advanced Micro Devices / Central processing unit
Date: 2016-09-28 19:55:06
Computer architecture
Computing
Computer engineering
GPGPU
Parallel computing
Graphics hardware
Coprocessors
Application-specific integrated circuits
Graphics processing unit
Single instruction
multiple threads
Advanced Micro Devices
Central processing unit

Native Offload of Haskell Repa Programs to Integrated GPUs Hai (Paul) Liu with Laurence Day, Neal Glew, Todd Anderson, Rajkishore Barik Intel Labs. September 28, 2016

Add to Reading List

Source URL: thev.net

Download Document from Source Website

File Size: 1,36 MB

Share Document on Facebook

Similar Documents

Microsoft Word - AntiAliasingWithPostProcessing.doc

Microsoft Word - AntiAliasingWithPostProcessing.doc

DocID: 1ru9b - View Document

53122A_AMD_ES_OptA_Embroidery

53122A_AMD_ES_OptA_Embroidery

DocID: 1rsqy - View Document

access NCSA University of Illinois  Vol 24 No 3

access NCSA University of Illinois Vol 24 No 3

DocID: 1rp6C - View Document

Operational Robustness of Accelerator Aware MPI Sadaf Alam Swiss National Supercomputing Centre (CSSC) Switzerland

Operational Robustness of Accelerator Aware MPI Sadaf Alam Swiss National Supercomputing Centre (CSSC) Switzerland

DocID: 1rlWN - View Document

The Oxygen GVX420 Graphics Accelerator User’ User’s Guide TM

The Oxygen GVX420 Graphics Accelerator User’ User’s Guide TM

DocID: 1rjsk - View Document