Back to Results
First PageMeta Content
Central processing unit / Threads / Parallel computing / Microprocessors / Simultaneous multithreading / Hyper-threading / Multithreading / Superscalar / X86 / Computer architecture / Computing / Computer hardware


HYPERTHREADING TECHNOLOGY IN THE NETBURST MICROARCHITECTURE
Add to Reading List

Document Date: 2012-10-24 17:26:07


Open Document

File Size: 373,61 KB

Share Result on Facebook

City

San Mateo / Vancouver / Los Alamitos / /

Company

Hewlett-Packard / Intel Desktop Products Group / DivX / nVidia / IBM / IEEE CS Press / Intel Corp. / L. DIAMOND* Picosoft Inc. / Microsoft / MICHAEL R. LIGHTNER / /

Continent

Asia / /

Country

Venezuela / United States / /

Currency

USD / /

/

Facility

University of Illinois / Major pipeline / Asia/Pacific Office Watanabe Building / Cornell University / Simón Bolívar University / Digital Library / /

/

IndustryTerm

technology performance / physical processor / software design / technology performance boost / technology works / added fallback algorithms / software developers / transaction processing workload / logical processor / technology implementation / software packages / software perspective / software optimizations / processor lar software packages / slow software thread / microarchitecture algorithms / architecrespective logical processor / online transaction processing / technology/itj/q12001.htm / users Web browsing / technology performance gains / hyperthreading technology / software engineers / multiprocessor systems / technology architecture / on conventional physical processors / WEB SITE The / cache ment algorithms / announced products / technology capability / cycles processors / process technology / superscalar processor / likely run processor / software threads / logical processors / server applications / logical software threads / physical processors / Web services / /

OperatingSystem

XP / Windows XP / Microsoft Windows / /

Organization

Publications Office / Cornell University / ISAAK / Standards Association / DAVID W. HENNAGE Assoc. / University of Illinois / Board of Governors / Simón Bolívar University / IEEE Computer Society / COMPUTER SOCIETY OFFICES Headquarters Office / /

Person

David Sager / Ricardo Baeza-Yates / ROBERT CARE / A. RAY VP / David Burns / Deborah T. Marr / Alan Clements / MURALI VARANASI / Doug Carmean / Williams Term / Michael R. Williams / David Koufaty Deborah / WOLFGANG K. GILOI / DICK PRICE / ANGELA BURGESS / R. Williams Next / Michel Israel / David Koufaty / Stephen B. Seidman / Mike Upton / Lowell G. Johnson / JAMES W. MOORE / DAVID W. HENNAGE / Per Hammarlund / ANNE MARIE KELLY / Register / CHRISTINA SCHOBER / GERALD H. PETERSON VP / M. TIEN VP / George V. Cybenko / Jim Crossland / DEBORAH K. SCHERRER / VIOLET S. DOAN / JAMES M. TIEN / RALPH W. WYNDRUM JR. / OSCAR N. GARCIA / Bryant Bigbee / CARL K. CHANG / Darrell Boggs / Manfred Broy / Alan Kyker / ARTHUR W. WINSTON / Makoto Takizawa / Christina M. Schober / PEDRO A. RAY / Glenn Hinton / Mako Processor / DORIS L. CARVER / Deborah M. Cooper / Shiv Kaushik / Susan A. Mengel / David Hill / JAMES D. ISAAK / MICHAEL R. LIGHTNER VP / Thomas W. Williams / Richard A. Kemmerer / RAYMOND D. FINDLAY / /

/

Position

VP / Standards Activities / Executive Director / Director / Information Technology & Services / President / VP / Publications / DANIEL J. SENESE Secretary / Editor in Chief / Architecture Software Developer / Secretary / Director JAMES / Treasurer / VP / Technical Activities / Assistant / Director / Administration / VP / VP / Educational Activities / reference driver / POLLOCK† Computer Editor / Acrobat / Manager / Research & Planning / CPU architect / Director / VP / Conferences and Tutorials / Scheduler / Governors EXECUTIVE STAFF Executive Director / controller / Publications Activities /

Product

Intel Chipset Software Installation Utility v4.00 / Xeon / Intel Xeon / /

ProgrammingLanguage

Fortran / DC / /

ProvinceOrState

Mississippi / California / Illinois / /

Technology

on conventional physical processors / 4 Processor / Information Technology / cycles processors / CMP chip / 56 Hyperthreading technology / integer performance.12 Hyperthreading technology / HYPERTHREADING TECHNOLOGY / architecrespective logical processor / two physical processors / operating system / specific logical processor / CMP / 3-GHz processor / logical processor / 2003 61 HYPERTHREADING TECHNOLOGY / cache ment algorithms / physical processor / 2003 57 HYPERTHREADING TECHNOLOGY Architectural state Architectural state Processor / superscalar processor / 2003 63 HYPERTHREADING TECHNOLOGY Test system configuration Hyperthreading technology / 0 Logical processor / LAN / same process technology / Performance Hyperthreading technology / Mako Processor / Xeon processor / two processors / MP3 / two logical processors / logical processors / operating systems / pdf / likely run processor / microarchitecture algorithms / Hyperthreading technology architecture Hyperthreading technology / 2003 59 HYPERTHREADING TECHNOLOGY / one logical processor / CMP processors / http / whereby two processors / also added fallback algorithms / /

URL

http /

SocialTag