Status of the CSC Trigger Darin Acosta University of Florida Outline - Outline of logic - Document - PDFSEARCH.IO

First Page	Meta Content
	Status of the CSC Trigger Darin Acosta University of Florida Outline Add to Reading List Document Date: 2002-04-14 09:46:36 Open Document File Size: 3,43 MB Share Result on Facebook City Gainesville / / Company Control Lines GxDn - G / CSC / / Currency pence / / Facility CSC Trigger Darin Acosta University of Florida Outline Status / / Organization CSC Trigger Darin Acosta University of Florida Outline Status of the CSC Track-Finder Status of the CSC Local Trigger PHOS4 Experience TTC Jitter Measurements CPT Week / G - 7 / European monetary union / US Federal Reserve / Eta / / Person LUT EEPROM EEPROM EEPROM / Darin Acosta / Clock / / Position SP SP SP SP SP SP MS BIT3 Controller / / ProgrammingLanguage Verilog / / ProvinceOrState Manitoba / / Technology FPGA / SRAM / VME J2/P2 backplane Sector Processor / 2002 6 Darin Acosta Main Sector Processor / / SocialTag Gunning transceiver logic Electronics Electromagnetism Computer buses Field-programmable gate array T80

Status of the CSC Trigger Darin Acosta University of Florida OutlineAdd to Reading List