Back to Results
First PageMeta Content
X86 instructions / Instruction set architectures / Parallel computing / Central processing unit / Advanced Vector Extensions / Euclidean vector / SIMD / Sequence container / Vector / Computer architecture / Computing / Algebra


Intel® Xeon Phi™ Coprocessor Instruction Set Architecture Reference Manual September 7, 2012
Add to Reading List

Document Date: 2013-02-26 05:23:46


Open Document

File Size: 2,25 MB

Share Result on Facebook

Company

Intel / /

Country

United States / /

Facility

Store Unaligned Low From Int64 Vector / Store Unaligned Low From Float64 Vector / Store Unaligned Low From Int32 Vector / Store Unaligned Low From Float32 Vector / Store Aligned Float64 Vector / /

IndustryTerm

changes to speci ications and product / /

Organization

Core™ Duo / /

/

TVStation

KMOV / /

Technology

4 Processor / /

URL

http /

SocialTag