1160 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 12, NO. 12, DECEMBER 2002 Transactions Letters________________________________________________________________ Efficient and Configurable Full-Se

First Page		Document Content
Date: 2005-11-28 09:11:59 Parallel computing Video compression Block-matching algorithm Inter frame Field-programmable gate array Systolic array VHDL Cell Motion compensation Asynchronous array of simple processors		1160 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 12, NO. 12, DECEMBER 2002 Transactions Letters________________________________________________________________ Efficient and Configurable Full-Se Add to Reading List Source URL: www.inesc-id.pt Download Document from Source Website File Size: 808,92 KB Share Document on Facebook

	Chapter 1 CUSTOMIZABLE AND REDUCED HARDWARE MOTION ESTIMATION PROCESSORS Nuno Roma, Tiago Dias, Leonel Sousa Abstract DocID: 1q2wP - View Document
	1160 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, VOL. 12, NO. 12, DECEMBER 2002 Transactions Letters________________________________________________________________ Efficient and Configurable Full-Se DocID: 1pi6S - View Document
	IEEE TRANSACTIONS ON IMAGE PROCESSING, VOL. 6, NO. 11, NOVEMBERACKNOWLEDGMENT The authors thank the anonymous reviewers for their helpful comments. REFERENCES DocID: 1ooN8 - View Document
	Microsoft Word - mm1569211371-chen DocID: 17X8o - View Document
	IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 38, NO. I, JULY[removed] DocID: 3fsM - View Document