Back to Results
First PageMeta Content
Computing / Computer architecture / Electronic engineering / VHDL / ModelSim / Field-programmable gate array / ARC / Synopsys / Router


Transactor-based debugging of massively parallel processor array architectures Markus Blocherer, Srinivas Boppu, Vahid Lari, Frank Hannig, Jürgen Teich Hardware/Software Co-Design University of Erlangen-Nuremberg
Add to Reading List

Document Date: 2016-03-22 12:43:37

Open Document

File Size: 1,51 MB

Share Result on Facebook
UPDATE