Back to Results
First PageMeta Content
Ordinary differential equations / Control theory / Electronic design / Amplifiers / Signal processing / Damping / Transient response / Phase-locked loop / Settling time / Electronic engineering / Electronics / Electrical engineering


Optimal Phase Margin for Minimal Settling Time A(s ) = ωu s
Add to Reading List

Document Date: 2010-05-24 19:19:23

Open Document

File Size: 40,35 KB

Share Result on Facebook
UPDATE