<--- Back to Details
First PageDocument Content
Computing / Computer architecture / Computer memory / Transaction processing / Concurrency / Cache coherency / MESI protocol / Memory ordering / Consistency model / Cache coherence / Linearizability / Memory barrier
Date: 2014-10-12 15:57:01
Computing
Computer architecture
Computer memory
Transaction processing
Concurrency
Cache coherency
MESI protocol
Memory ordering
Consistency model
Cache coherence
Linearizability
Memory barrier

Review of last lecture  Architecture case studies  Memory performance is often the bottleneck  Parallelism grows with compute performance

Add to Reading List

Source URL: spcl.inf.ethz.ch

Download Document from Source Website

File Size: 1,26 MB

Share Document on Facebook

Similar Documents

The Semantics of x86-CC Multiprocessor Machine Code Susmit Sarkar1 Scott Owens1 Tom Ridge1

The Semantics of x86-CC Multiprocessor Machine Code Susmit Sarkar1 Scott Owens1 Tom Ridge1

DocID: 1r4yz - View Document

Review of last lecture  Architecture case studies  Memory performance is often the bottleneck  Parallelism grows with compute performance

Review of last lecture  Architecture case studies  Memory performance is often the bottleneck  Parallelism grows with compute performance

DocID: 1qSE1 - View Document

PDF Document

DocID: 1qrOn - View Document

Design of Parallel and High-Performance Computing Fall 2013 Lecture: Linearizability  Instructor: Torsten Hoefler & Markus Püschel

Design of Parallel and High-Performance Computing Fall 2013 Lecture: Linearizability Instructor: Torsten Hoefler & Markus Püschel

DocID: 1qfe6 - View Document