<--- Back to Details
First PageDocument Content
Date: 2004-01-15 13:34:51

Using SAT for Combinational Equivalence Checking Evgueni I. Goldberg Mukul R. Prasad Robert K. Brayton Cadence Berkeley Laboratories Department of Electrical Engineering & Computer Sciences Cadence Design Systems

Add to Reading List

Source URL: eigold.tripod.com

Download Document from Source Website

File Size: 89,35 KB

Share Document on Facebook

Similar Documents