Electronic Communications of the EASST VolumeProceedings of the Workshop on OCL and Textual Modelling (OCL 2011)

First Page		Document Content
Date: 2011-06-14 18:01:44 Computer architecture Computing Computer engineering Instruction set architectures Central processing unit Simulation software LISA Instruction set Assembly language ARM architecture Hardware description language Computer		Electronic Communications of the EASST VolumeProceedings of the Workshop on OCL and Textual Modelling (OCL 2011) Add to Reading List Source URL: gres.uoc.edu Download Document from Source Website File Size: 292,26 KB Share Document on Facebook

	Hardware Description Language Based on Message Passing and Implicit Pipelining Dmitri Boulytchev Oleg Medvedev DocID: 1t7dY - View Document
	Building Models of Real-Time Systems from Application Software JOSEPH SIFAKIS, STAVROS TRIPAKIS, ASSOCIATE MEMBER, IEEE, AND SERGIO YOVINE Invited Paper We present a methodology for building timed models of real-time DocID: 1qG6E - View Document
	Electronic Communications of the EASST VolumeProceedings of the Workshop on OCL and Textual Modelling (OCL 2011) DocID: 1qBhy - View Document
	Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) Higher-Level Techniques for Hardware Description and Synthesis Alan Mycroft, Richard Sharp DocID: 1quSj - View Document
	P4FPGA: High Level Synthesis for Networking Han Wang, Ki Suh Lee, Vishal Shrivastav, Hakim Weatherspoon Cornell University 1 Introduction DocID: 1p9Lu - View Document