Back to Results
First PageMeta Content
Mathematical software / Formal verification / KeY / ARM architecture / Model checking / Computer security / ACL2 / Software development process / Logic simulation / Electronic engineering / Theoretical computer science / Formal methods


PART 2: Proposed Research and Yu formally described a substantial subset of the Motorola MC68020 processor in the logic of the Boyer-Moore prover and used the resulting model to verify compiler generated object code for
Add to Reading List

Document Date: 2004-06-02 11:31:35


Open Document

File Size: 101,86 KB

Share Result on Facebook

City

Vancouver / Informatik Saarbruecken / Lisbon / /

Company

Cambridge University Press / ARM Limited / the AES / IEEE Journal / VMware / Microsoft / /

Country

Canada / Portugal / United Kingdom / Germany / Sweden / United States / /

Event

M&A / /

Facility

University of Cambridge Computer Laboratory / University of Utah / Oxford University / UN University International Institute / University of Wales Swansea / Swansea University / Australian National University / /

IndustryTerm

algebraic processor / hand-held devices / software communicating / automatic proof tools / verification tools / communication protocol / electronic systems / co-processor hardware / techniques and tools / actual hardware / systems-on-a-chip / communication hardware / software models / realistic systems / verification technologies / concrete hardware / theorem proving tools / coupled external hardware / coupled co-processor / code management systems / hardware/software / co-processors / symbolic execution tools / printing / coupled co-processors / software implementation / data processing model / any formal verification tools / higher level software models / embedded processors / office software / model data processing / co-processor / bus protocols / memory management / try using the theorem proving tools / /

OperatingSystem

Unix / Microsoft Windows / Hurd / Microsoft Vista / GNU / /

Organization

Cambridge University / University of Wales Swansea / University of Cambridge Computer Laboratory / University of Utah / Acta Informatica / Oxford University / Swansea University / Australian National University / UN University International Institute for Software Technology / National Aeronautics and Space Administration / /

Person

K. Rustan M. Leino / Rajeev Joshi / David Greve / Paul Curzon / Konrad Slind / Anthony Fox / Ganesh Gopalakrishnan / J. H. Seger / Julien Schmaltz / Witold Charatonik / Joe Hurd / Phillip Windley / Mike Gordon / Malcolm Newey / Dominique Borrione / Harald Ganzinger / David Sands / Adam Darvas / V. Tucker Algebraic / /

Position

model data processing / Professor / representative / programmer / investigator / Principal Investigator / co-author / model / computer officer / order logic model / co-author of this proposal / /

Product

HOL4 / /

ProgrammingLanguage

Java / C / J / C++ / /

ProvinceOrState

Swansea / Utah / Texas / /

PublishedMedium

Journal of the ACM / Theoretical Computer Science / IEEE Design & Test of Computers / /

Technology

Design Verification / COTS processor / ARM6 processor / Linux / tightly coupled co-processor / mobile phones / secret key / AMBA protocols / RISC Processors / encryption / verified processor / Java / Swansea algebraic processor / Motorola MC68020 processor / communication protocol / Viper processor / bus protocols / formal verification technologies / tightly coupled co-processors / Unix / Operating Systems / pdf / Simulation / /

URL

www.cl.cam.ac.uk/users/acjf3/papers/tr545.ps.gz / www.cl.cam.ac.uk/users/acjf3/papers/tr512.ps.gz / www.clusit.it/whitepapers/iso15408-3.pdf / www.cl.cam.ac.uk/users/acjf3/papers/fox98.ps.bz2 / www.cs.utexas.edu/users/moore/acl2/workshop-2003 / http /

SocialTag