Back to Results
First PageMeta Content
Integrated circuit / Fraunhofer Society / MOSFET / Simulation / Logic simulation / Semiconductor device fabrication / Nanoelectronics / Fraunhofer Group for Microelectronics / Technology CAD / Electronic engineering / Electronic design automation / Process variation


Press release, November 13, 2012 Advanced Simulation Tools to Fight Microchip Variations European Research Consortium to Develop Simulation Tools Minimizing the Impact of Process Variations on Microelectronic Chips Proce
Add to Reading List

Document Date: 2013-02-12 03:44:20

Open Document

File Size: 171,25 KB

Share Result on Facebook

City

Freiberg / Erlangen / Nuremberg / /

Company

SUPERTHEME / Glasgow (United Kingdom) Technische Universität Wien (Austria) ASML Netherlands B.V. / Integrated Systems / /

Country

Germany / France / Austria / United Kingdom / /

Currency

EUR / /

/

Facility

University of Glasgow / /

/

IndustryTerm

software system / tool chain / microchip technology development / consumer products / semiconductor devices / power electronic systems / energy efficiency / power electronics / metal gate granularity / final fabricated devices / semiconductor equipment / simulation software / suitable simulation tools / circuit simulation tools / /

MusicAlbum

November / /

Organization

University of Glasgow / European Union / /

Person

Jürgen Lorenz Fraunhofer / /

/

Position

Coordinator / project coordinator / Chair / /

Technology

semiconductor / computer chips / semiconductor devices / mobile phones / simulation system / lithography / Simulation / digital CMOS technologies / /

URL

www.supertheme.eu / /

SocialTag