Back to Results
First PageMeta Content
Logic gates / Electronic design automation / Logic families / Electronic design / Flip-flop / Dynamic logic / Programmable logic device / Programmable logic array / C-element / Electronic engineering / Digital electronics / Electronics


An Asynchronous PLA with Improved Security Characteristics Petros Oikonomakos, Simon Moore University of Cambridge, Computer Laboratory William Gates Building, 15 JJ Thomson Avenue Cambridge CB3 0FD, United Kingdom {po23
Add to Reading List

Document Date: 2006-05-24 17:29:45


Open Document

File Size: 529,62 KB

Share Result on Facebook

City

Cambridge / /

Company

Whirlpool / /

Country

United Kingdom / /

/

Facility

University of Newcastleupon-Tyne / Simon Moore University of Cambridge / Computer Laboratory William Gates Building / /

IndustryTerm

security applications / power consuming networks / energy traces / energy consumption / asynchronous fault indicating data processing stage / plane pull-down network / dummy network / energy profiles / large-scale systems / secure solution / asynchronous field-programmable logic devices / overall energy consumption / data dependent energy / equal energy consumption / asynchronous data-processing stage / asynchronous applications / pull-down network / energy graphs / logic sums-of-products / combinational hardware / equal energy / /

OperatingSystem

Petros / /

Organization

University of Newcastleupon-Tyne / Simon Moore University of Cambridge / US Federal Reserve / Computer Laboratory / /

Position

asynchronous designer / /

PublishedMedium

IEEE Design & Test of Computers / /

Technology

FPGA / UMC 0.18µm CMOS technology / smart card / MP3 / simulation / /

SocialTag