Yosys - A Free Verilog Synthesis Suite Clifford Wolf, Johann Glaser† Johannes Kepler University, Austria Institute for Integrated Circuits , † - Programmable Array Logic - Document - PDFSEARCH.IO - Document Search Engine

Back to Results

First Page	Meta Content
	Yosys - A Free Verilog Synthesis Suite Clifford Wolf, Johann Glaser† Johannes Kepler University, Austria Institute for Integrated Circuits , † Add to Reading List Document Date: 2013-10-11 16:34:33 Open Document File Size: 147,09 KB Share Result on Facebook City Linz / / Company Verification Group / ABC / Addison-Wesley Publishing Company Inc. / IOS Press / RTL / Xilinx / Advances / / Country Austria / / / Facility Johann Glaser† Johannes Kepler University / Vienna University of Technology / In complex / HQ Rev / Prentice Hall / Austria Institute / ASIC Cell Library / Johannes Kepler University / / IndustryTerm free and open source software / simulation tools / technology mappers / synthesis tool / synthesis software / synthesis algorithms / fine-grain technology / synthesis tools / equivalence checking tools / external tool / logic networks / coarse-grain reconfigurable hardware / qualified synthesis tools / external tools / mining / open source synthesis tools / logic synthesis tools / / Organization FPGA / ASIC / Austria Institute for Integrated Circuits / Johann Glaser† Johannes Kepler University / Vienna University of Technology / / Person Marijn J. H. Heule / Hans van Maaren / Peter Jamieson / Clifford Wolf / Toby Walsh / Christoph Grimm / Johann Glaser / Jonathan Rose / Daniel D. Gajski / Jan Haase / Florian Schupfer / Stephen Williams / Armin Biere / Johann Glaser† Johannes / / Position editor / / Product Berkeley ABC / / ProgrammingLanguage Verilog / C++ / / Technology alpha / FPGA / Chip Design / synthesis algorithms / fine-grain technology / Integrated Circuits / VHDL / ASIC / Verilog / artificial intelligence / http / simulation / DSP / / URL www.eecs.berkeley.edu/~alanmi/abc / http / SocialTag Electronic design Integrated circuits Verilog Field-programmable gate array Standard cell Application-specific integrated circuit Logic synthesis High-level synthesis VHDL Electronic engineering